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Static-Hazard-Free T-Gate for Ternary Memory Element and Its
Application to Ternary Counters
TATSUO HIGUCHI, MEMBER, IEEE, AND MICHITAKA KAMEYAMA
Abstract-The ternary T-gate can be used as a basic building
block to construct both combinational and sequential circuits. Since
the T-gate is one kind of tree-type universal logic module, any
combinational circuit can be built up with modular logic arrays.
For constructing ternary memory elements, however, the T-gate
is required to be static hazard-free. A theoretical study is done on
the necessary conditions for the practical realization of the
static-hazard-free T-gate. On the basis of the result obtained, the
static-hazard-free T-gate is realized using the ECL technique. The
static-hazard-free T-gates obtained here can be used as building
blocks to construct memory elements. Various memory elements
such as D flip-flap-flop (FFF),D master-slave FFF, B master-slave
FFF, and counting FFF is constructed easily. Using these memory
elements, three different types of ternary counters can be designed
Manuscript received October 27, 1976; revised June 22, 1977.
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and realized. They are an asynchronous signed ternary counter,
a synchronous signed ternary counter, and a counter based on a
shift register. Their design methods are discussed. These ternary
counters are superior to the binary ones in that the up-down
cotnting can easily be carried out by one input signal.
Index Terms-Counter based on shift register, emitter coupled
logic (ECL), feedback shift register (FSR), signed ternary number
representation, static-hazard-free T-gate, symmetrical modulo-M
counter, synchronous and asynchronous signed ternary counter,
ternary memory element, up-down counting.
I. INTRODUCTION
T HE TERNARY T-gate which constructs a com-
Tplete system [1] can be used as a basic building block
to construct both the combinational and sequential circuits
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 08,2010 at 00:38:59 EST from IEEE Xplore.  Restrictions apply. 
HIGUCHI AND KAMEYAMA: STATIC-HAZARD-FREE T-GATE FOR TERNARY MEMORY ELEMENT
[2]. The T-gate will be easily implemented with the de-
velopment of integrated circuit technology which makes
it possible to produce a complex module on one chip. So
far, the T-gate has been implemented by various electronic
circuits [3]-[6]. Moreover, a systematic design method for
synthesizing T-gate networks has been shown in [7].
However, the properties which are required of the T-gate
for memory elements have not yet been studied in detail.
Moreover, it has not been shown that various types of
ternary memory elements and ternary counters can be
realized by using T-gates as building blocks.
The T-gate for the memory elements must be static
hazard-free for the change of a control signal. First, in this
paper a theoretical study which is done on the necessary
conditions for the practical realization of the static-haz-
ard-free T-gate is presented. On the basis of the result
obtained, the current mode circuit of T-gate which is
static-hazard-free is designed and implemented as an ex-
ample. This circuit is experimentally assured to be static
hazard-free for the change of a control signal. The current
mode technique is very suitable for integrated circuits,
because it consists of only one n-p-n type of transistor and
operating speed is principally very fast.
Using the static-hazard-free T-gates obtained here as
building blocks, the ternary memory elements such as
D-FFF, D master-slave FFF, B master-slave FFF, and
counting FFF can be easily constructed. Their operating
properties are studied theoretically and experimentally.
The practical ternary sequential circuit can systemati-
cally be realized on the basis of such memory elements. In
this paper, three different ternary counters are designed
and realized. Two of them are synchronous and asyn-
chronous signed ternary counters based on the signed
ternary number representation [8], [9]. The other one is
a counter based on a shift register whose configuration
corresponds to the bilateral ternary feedback shift register.
In counting the ternary sequence, it is assumed that the
counting pulse is return-to-zero (RZ) one. That is, the di-
rect change from "1,, to "-1," or vice versa is-not allowed
in counted pulses. If the direct change is allowed, it causes
a static hazard and a misbehavior. Moreover, a positive
pulse "1" is counted to the up direction while a negative
pulse "-1" is counted to the down direction. Their syn-
thesis methods and properties are discussed in view of
constructing a ternary digital system.
II. CIRCUIT IMPLEMENTATION OF T-GATE FOR
MEMORY ELEMENTS
A. Algebraic Analysis
The ternary T-gate is defined as [1], [21
T(p,q,r;s) = p - J1(s) + q - Jo(s) + r - J-1(s) (1)
where the variables p, q, r, and s E L = I1,0,-1b, and where
the product ., the sum +, and J operators are defined as
follows:
x - y = min (x,y),
Jk (s) =
x + y = max (x,y),
if s = k
if s / k.
Theorem 1:
T(p,q,r;s) = (p + hi(s)) - q - (r + h-1(s))
+ p* Jl(s) + r -J-(s), (2)
where h operators are defined as
hk(s)= 1 if s = kif s /- k.
Proof: h operators are expressed as hl(s) = Jo(s) +
J-i(s) and h-1(s) = J1(s) + Jo(s) [9]. The given equation
is expanded as follows:
F= (p + hi(s)) - q - (r + h-1(s)) + p - J1(s) + r J-1(s)
= (p+ Jo(s) + J-1(s)) *q * (r + J1(s) + Jo(s))
+ p - JI(s) + r * J-1(s)
= q (p - r + p - JI(s) + p . Jo(s) + r- Jo(s)
+ J1(s) - Jo(s) + Jo(s) * Jo(s) + r * J-1(s)
+ J1(s) * J-I(s) + Jo(s) J-1(s))
+ p - J1(s) + r * J-1(s).
Using the following relationships [91
Jk (s) - Jk'(s) = V k1(S) k = k'k 74 k', x + x * y = x
the equation becomes as
F = p - q - r + p * J1(s) + q - Jo(s) + r - J-1(s).
Since J1(s) + Jo(s) + J_1(s) = 1,
F = p - q* r - (J1(s) + Jo(s) + J-1(s)) + p * J1(s)
+ q * Jo(s) + r- J-1(s)
= p - (q - r + 1) * J1(s) + q - (p - r + 1) Jo(s)
+r- (p-q+ 1) .J1(s)
= p - J1(s) + q - Jo(s) + r* J-1(s).
Therefore,
T(p,q,r;s) = (p + h1(s))
-qq (r + h-1(s))
+ p - J1(s) + r - J-1(s). Q.E.D.
The block diagram corresponding to (2) is shown in Fig.
1.
In realizing ternary memory elements, the T-gate is
required to be static ha rd-free as shown in Section III.
T½eorem 2 assures that t e T-gate in (2) is static hazard-
free.
Theorem 2: When p equals q, and the control signal s
is changed from "1, to "0," then the output of the T-gate
in (2) is static hazard-free. Similarly, when r equals q, and
the control signal s is changed from ''-1" to "0," then the
output of the T-gate in (2) is static hazard-free.
Proof: In (2), let us consider the case where p equals
q and s is changed from "1, to "0.," As the JI1(s) is always
"-1 " and h 1 (s) is always 1 " even in the transient state
1213
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Fig. 1. Block diagram of a static-hazard-free T-gate.
r-- <__ ~~~~~~~Tout
E~~XI :~XXY
Fig. 2. Block diagram of a static-hazard-free T-gate consisting ofternary
NAND gates.
of the control signal s, Tout = (p + hI(s)) - q * (r + 1) + p
* Ji(s) + r* (-1) = (p + h1(s)) - q + p - J1(s). Then, Tout
becomes as
Tout = (p + hi(s)) - p + p - Jd(s)
= p - (p + h1(s) + J1(s)). (3)
This indicates that Tout is always p (= q) regardless of the
transient state of the control signal s. Similarly, in the case
where r equals q and s is changed from "-1" to "0," Tout
is always r(= q) regardless of the transient state of the
control signal s. In other words, under the static conditions,
the T-gate as shown in Fig. 1 is a static-hazard-free circuit.
Q.E.D.
Corollary 1:
T(p,q,r;s)
= p *Jl(s) *q *r-* J-l(s)-*p *Jl(s)-*r J-l(s) (4)
where ternary negation x- = -x. The static-hazard-free
condition shown in Theorem 2 is also satisfied in (4). The
block diagram corresponding to (4) is shown in Fig. 2. This
circuit implementation is possible by the use of ternary
NAND gates (ternary TTL's) presented in [6].
Proof: Using De Morgan's theorem [9], T(p,q,r;s) in
(2) becomes as follows:
T(p,q,r;s)
= (p + h1(s)) - q - (r + h_1(s)) - p - J(s) - r - J-1(s)
= p * hi(s) - q - r - h_1(s) - p - J1(s) - r - J-1(s). (5)
Since hi(s) = Ji(s) and h-.(s) = J_i(s), it is verified that
(5) and (4) are identical. Obviously, the static-hazard-free
condition will also hold in (4), because (5) is derived by the
use of only De Morgan's theorem. Q.E.D.
B. Current Mode Circuit for Static-Hazard-Free
T-Gate
In a current mode circuit, the saturation of the transis-
tors is prevented to avoid delay caused by the storage ef-
fect. The major advantage of this group of digital circuits
[also called emitter coupled logic (ECL)] is therefore its
short propagation delay.
Fig. 3 shows the current mode circuit of the T-gate re-
alized on the basis of the block diagram of Fig. 1. In de-
signing a ternary ECL circuit, our attention must be turned
to level shifting. Let the truth values "1,", "0" and "-1,
correspond to the voltages 2Vd, 0, -2Vd, respectively. The
voltage Vd is denoted as the forward voltage drop of the
base-emitter diode of a transistor. The circuit is designed
so that the operating point of the diodes is set at Vd= 0.7
V. The threshold voltage between "1" and "0" is set at Vd
and the threshold voltage between "0" and "-1" is set at
-Vd. These voltages Vd and -Vd are generated at the
points J and K in Fig. 3, respectively.
When the positive pulse "1" is applied to the control
terminal s, causing Tr1 to turn ON, the voltages of the
points A and B, VA and VB will be 2Vd and 6Vd, respec-
tively. If the control terminal s becomes "0" or "-1,,,
causing Tr2 to turn ON, the voltages VA and VB become
6Vd and 2Vd, respectively. Since the emitter of Tr5 is
connected with the emitter of Tr3 through the level shift
diodes D1-D4, this performs the operation of a wired OR
function. Consequently, it can be seen that the voltages Vc
and VD correspond to r + hi(s) and J1(s), respectively.
Similarly, the voltages VE and VF correspond to r + h-1(s)
and J-1(s), respectively. All the transistors Tr6, Tr12, and
Tr13 perform multiemitter AND functions; hence, the
voltages VG, VH, and VI are p - J1(s), r - J-1(s), and (p +
hi(s)) - q - (r + h-1(s)), respectively. Now assume that one
of the base voltages of Tr17, Tr18, and Tr19 is at the level
"1.," Under this condition, the transistor Tr20 remains OFF
and VL is equal to 5Vd. When all the base voltages of Tr17,
Tr18, and Tr19 are either "0" or "-1," Tr20 is turned ON
and the voltage VL goes to Vd. In the case where one of the
base voltages of Tr2l, Tr22, and Tr23 is either "1" or "0,"
the transistor Tr24 remains OFF and the voltage VM is
equal to 3Vd. When all the base voltages of Tr21, Tr22, and
Tr23 become "-1," the transistor Tr24 is turned ON and the
voltage VM goes to Vd. Since the voltages VL and VM are
inputs of the emitter-follower OR circuit consisting of Tr25
and Tr26, the circuit realized by Tr17-Tr26 and D17-D23
performs the operation of a ternary OR circuit. Therefore,
Tout is verified to be (p + h1(s)) .q * (r + h-i(s)) + p - J1(s)
+ r * J-1(s).
The T-gate thus obtained has an ability to restore the
proper voltage level for all the inputs of p, q, r, and s. Fig.
1214
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Fig. 3. ECL circuit for the static-hazard-free T-gate.
4(a) shows a characteristic of the T-gate which corresponds
to the expansion of (1). It can clearly be seen that a static
hazard exists in the change of a control signal s. However,
as shown in Fig. 4(b), the current mode circuit of the T-
gate which corresponds to the expansion of (2) is static
hazard-free for the change of a control signal s.
III. MEMORY ELEMENTS
Ternary memory elements can easily be constructed by
using the T-gates shown in Figs. 1 and 2 as building blocks.
In this section, several types of memory elements which
are useful for constructing a ternary digital system are
presented.
A. The D-FFF
First, let us adopt the symbol of Fig. 5(a) for T-gate [3].
If the clock pulse of "1" is applied to the D-FFF of Fig.
5(b), then the output of D-FFF, Tout goes to the same state
as the input signal D. As soon as the clock pulse CP returns
to "0," the input signal D will be stored with the output
Tout fed back into the terminal q. When the negative pulse
"-1," is applied to the D-FFF, the output Tout is put into
the state at the preset input which is given as a constant
value in L = 11,0,-11.
Table I shows the excitation of Tout in D-FFF. For ex-
ample, assume that the present state is in A and the input
p is "1.," First, the clock pulse of "1'" is applied and causes
D-FFF to change its state from A to B. Since B is the un-
stable state, it changes into the stable state C immediately.
When CP becomes "O" again, the state changes into the
stable state D. Thus the state transition from A to D can
be done, and as long as CP equals "0," the output Tout re-
mains "1," regardless of the value p.
In this excitation table, the transition from CP = 1 to CP
0 has to be considered carefully. In this transient time,
ifp equals q, there must not exist the static hazard for the
change of the clock pulse CP. As described in Theorem 2,
this static-hazard-free condition is satisfied and the op-
s s
(a) (b)205sec/div., 2V/div.
Fig. 4. (a) Input and output waveforms of the T-gate corresponding to
the expansion ofp - JI(s) + q * Jo(s) + r - J-i(s). (b) Input and output
waveforms of the T-gate corresponding to the expansion of (p + hI(s))
- q * (r + h-1(s)) + p * Ji(s) + r * J-1(s).
Input
p D
q T TutwT
r Preset
T Input
C.R
(a) (b)
Fig. 5. (a) Symbol of T-gate. (b) D-FFF.
eration of D-FFF is assured. Furthermore, it can be seen
that an analogous behavior exists for the transition from
CP = -1 to CP = 0.
B. D Master-Slave FFF
Two D-FFF's can be combined into a D master-slave
FFF as shown in Fig. 6. This construction seems to be
conceptually the same as the master-slave FFF which is
presented by Vranesic et al. [10]. When the clock pulse of
"1" is applied to D master-slave FFF, the master responds
to the input signal. The slave is disconnected from the
master at this time, so the value of the output of the slave
may not change while the master is responding to the input
1215
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TABLE I
.,p I1 1 0 1-1 0 1 0 0 0-1
I1 C O -1 (DDQ
0 1 B (-1 (A
-1 1 0 C) Q0
(a) r:don't care
%j -1 1 -1 0 -1-1 0 1 0 0 0-1
O 1 @ -1 0
-1 1 Q 0 0
(b) p:don't care
( don't care)
IptA Master BSlave otu
Input FFF FFF
I X
G
Clock pulseu
F .ra A2
Fig. 7. Block diagram of a master-slave FFF.
Shif t Right
Input
Shift Left
In put
Fig. 8. Bilateral master-slave FFF.*
C-p
Fig. 6. D master-slave FFF.
signal. Then if CP returns to "0," the master is discon-
nected from the external input signal and "1,, "0" or "-1,,
stored by the master is transferred into the slave. In the
case where CP of "-1," is applied, the master and the slave
simultaneously respond to the preset input which is given
as a constant value in L.
Let us now consider the necessary condition where the
D master-slave FFF in the sequential network is operated
without misbehavior. It is assumed that each gate in the
excitation circuit is a T-gate, and the maximum number
of stages in the T-gate network is N. Then, A1 and A2 (Fig.
7) have to be selected to satisfy
Al > AT (if the T-gate for the preset exists, A1 > 2AT)
A2 > A + (N +1)AT (6)
where AT and A are the delay time of T-gate and G, re-
spectively.
In order to avoid the critical racing in the transient of
CP, the input B in Fig. 7 must not change its value, until
the input C has completely gone to "0." Thus,
AT > A.
Therefore, the delay time of the gate G must be less than
that of the ordinary T-gate, where the gate G in Fig. 7
corresponds to the T-gate T(0,1,1;CP) in Fig. 6. In order
to satisfy this condition, it is better to implement the gate
G as a unary function which is a function of one vari-
able.
C. B Master-Slave FFF for Bilateral Ternary Shift
Register
A bilateral master-slave FFF (B master-slave FFF) can
be constructed by using four T-gates as shown in Fig. 8.
First let us consider the case where PE (preset enable) is
"0." On the arrival of the clock pulse of "1," the master
responds to the shift right input (usually the output of the
FFF of the previous stage). On the other hand, the clock
pulse of "-1" causes the master to respond to the shift left
input (usually the output of the FFF of the next stage).
Thus, the circuitry of left and right shifting can be realized.
However, as long as PE equals "0," the FFF cannot be
preset to an arbitrary initial state. Let PE be " 1" when CP
equals "0." This time the master and the slave respond to
the preset input P1. Similarly, ifPE becomes "-1" when
CP is "0," then the master and slave respond to the preset
input P2. Thus the FFF can be preset to either of two ar-
bitrary initial states when the clock pulse remains at
tto.91
The necessary condition is omitted where the B mas-
ter-slave FFF in the sequential network is operated
without misbehavior.
D. Counting FFF
A counting FFF (C-FFF) is a single input memory ele-
ment with the state transition of Table II. The next state
S' is the signed ternary sum of the present input I and the
present state S. The present output C becomes the signed
ternary carry of the present input I and the present state
S. From this state transition table, the expressions for S'
and C can be written as follows:
1216
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 08,2010 at 00:38:59 EST from IEEE Xplore.  Restrictions apply. 
HIGUCHI AND KAMEYAMA: STATIC-HAZARD-FREE T-GATE FOR TERNARY MEMORY ELEMENT
TABLE II
Present Next state S' Present output C
state S I -1 I= O I =-i1 = 1 I = O I =-i
1 -1 1 0 0 0
0 1 0 -1 0 0 0
-1 0 -1 1 0 0 -
S'= T(T(-1,1,0;S),S,T(O,-1,l;S);I)
C= T(T(1,0,0;I),O,T(0,0,-1;I);S).
This equation can be obtained by using a method pre-
sented in [7].
Fig. 9 shows that a C-FFF can be realized byB master-
slave construction. When the logic level "1" or "-1" is
somewhat greater than the level shifting voltage of diodes,
then T(1,0,0;I) and T(0,0,-1;I) can be replaced by a simple
limiter circuit using diodes and resistances.
IV. TERNARY COUNTERS
A counter is a sequential digital device that generates
logic signals which can be interpreted as successive num-
bers. It is essentially a logic device representing numbers
based on some code. In this section, ternary counters are
classified into three categories, i.e., asynchronous counters,
synchronous counters and counters based on shift registers
which are very popular in the binary logic system. Let us
assume some basic matters that are required for ternary
counters.
1) The counting pulse is the return-to-zero (RZ) one.
Otherwise, it must be transformed into the return-to-zero
pulse by some logical operation.
2) A positive pulse "1" is counted in the up direction,
and a negative pulse "-1' is counted in the down direc-
tion.
A. Asynchronous Signed Ternary Counter using
C-FFF's
1) Basic Signed Ternary Counter: As it stands, a single
C-FFF is a signed ternary counter capable of counting up
to +1. If positive pulses "'1" are applied to the CP terminal,
the counter output C generates one positive pulse every
third positive pulse. On the other hand, if the negative
pulses "-1" are applied into the CP terminal, the counter
output C generates one negative pulse every third negative
pulse. Thus, by induction it can be seen that pulses up to
±(3N - 1)/2 can be counted by the cascade chain of N
stage C-FFF's. The counted result is represented by the
signed ternary number representation 2N-1 Si - 3i, where
Si denotes the state of the (i + 1)th C-FFF from the left-
hand end. Fig. 10 shows the signed ternary counter realized
by the cascade chain of three C-FFF's. The practical op-
erating waveforms are shown in Figs. 11 and 12 by using
a four channel synchroscope.
2) Symmetrical Modulo-M Counter: Let us define that
a symmetrical modulo-M counter can count not only by
numbersM but also by numbers -M. Furthermore, a 931
weighted code for ternary coded decimal is again being
Fig. 9. Counting FFF.
9P2 So P P2 SI 5~2
nput 0- C-FFF C-FFF F
IpJJC0 C2
Fig. 10. Asynchronous signed ternary counter with three stages of
C-FFF's.
used. To accomplish this type of counters using C-FFF's,
it is necessary to employ feedback into the PE terminal in
the correct manner. A decoding circuit can be used to de-
tect the ±M counts and all C-FFF's are preset into "0." For
an example, a symmetrical modulo-10 counter can be de-
signed as shown in Fig. 13. The decoder function detecting
±10 is given in (9) [7]:
T( T(O, T(1,0,0;52),0;S1),0,T(O,T(0,0,1;S2),O;S1);50).
(9)
If the counter content becomes either "1 0 1" or "-1 0
-1,
represented by the signed ternary number, PE terminals
of C-FFF's are directly cleared to "0."
B. Synchronous Signed Ternary Counter
All FFF's are clocked at the same time in the synchro-
nous counter. B-FFF's can be used to accomplish up-down
counting in a single line. Combinational logic circuits are
required to control B-FFF state changes at both the right
shift input and the left shift input. The counter in Fig. 14
provides the operation of the symmetrical modulo-10
counter in the synchronous mode. According to the oper-
ation of the symmetrical modulo-10 counter, the state
transition table can be expressed as shown in Table III. If
up counting is done, the operation is determined by the
outputs of the combinational circuits applied to the right
shift inputs. If down counting is done, the operation is
determined by the outputs of the combinational circuits
applied to the left shift inputs. Thus, the combinational
circuits applied to the right and left shift inputs can be
separately designed.
C. Counter Based on Shift Register
1) General Synthesis of a Feedback Shift Registerfor
the Counter: An N-stage bilateral ternary feedback shift
register (FSR) for the counter is the highly structured se-
quential circuit shown in Fig. 15. Since the counted pulse
(8)
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Fig. 11. Input and output waveforms of an asynchronous signed ternary
counter (positive number).
is applied to the CP terminals of B-FFF's, the external
inputs at the combinational circuits do not appear in Fig.
15. If up counting is done, i.e., right shift operation is
performed, the combinational circuit f can affect only the
excitation of stage 1, while the remaining stages are excited
by the states of the previous stage; hence the memory ex-
citation equations are
ql = f(ql,q2, - - ,qN)
qi= qi-l (i = 2,3, - * ,N) (10)
where qi represents the next state of the state qi.
Similarly, if down counting is done, i.e., left shift oper-
ation is performed, the memory excitation equations are
qN = g(ql,q2, -,qN)
qi-l= qi (i = 2,3, - * *,N).
I nput
so
Co
I npu
Si
Cl
50 wsec/div., 5 V/div.
Fig. 12. Input and output waveforms of an asynchronous signed ternary
counter (negative number).
Input CCFFF
Fig. 13. Symmetrical modulo-10 counter in the asynchronous mode.
Suppose the up counter with transition matrix A is realized
as an FSR. Let us write pA = p' where p' is the partition
on the next states of the counter induced by the partition
p on the present states.
(11)
Since we assume the counter consisting of anN stage shift
register, there must be an N state-partitions p(qi)(i =
1,2, - - *,N) similar to the case of binary logic [111. The
states of the sets of memory elements define a 3N-state
sequential machine, in which each state is assigned a
unique ternary code, hence
N
lI p(qi) = {0I, where 101 is the 0-partition. (12)i=1
p(qi-,)A = p(qi) (i = 2,3, - - ,N). (13)
If uth power transition matrix is indicated as A(U), then
it follows that
p(q)A(u) = p(ql+u) (u = 1,2, - - *,N- 1). (14)
Equation (14) indicates that if an appropriate state par-
tition p(q 1) is selected for the counter, then the remaining
state partitions can be determined.
Since the counter in question is a permutation machine,
A(-1) which is the inverse of the transition matrix A, always
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Fig. 14. Symmetrical modulo-10 counter in the synchronous mode.
TABLE III
Present state Next state
S2sIs(06,Pn count) (CpbPlounb
-1 00 0 0 0 -1 0 1
-1 0 1 -1 0 0 -1 1-1
-1 1-1 -1 0 1 -1 1 0
-1 1 0 -1 1-1 -1 11
-1 1 1 -1 1 0 0-1-1
0-1-1 -1 1 1 0-1 0
0-1 0 0-1-1 0-1 1
0-1 1 0-1 0 0 0-1
0 0-1 0-1 1 0 0 0
0 0 0 0 0-1 O 0 1
' 0 1 0 0 0 0 1-1
0 1-1 O 0 1 0 1 0
0 1 0 0 1-1 0 1 1
0 11 0 1 0 1-1-1
1-1-1 0 1 1 1-1 0
1-1 0 1-1-1 1-1 1
1-1 1 1-1 0 1 0-1
1 0-1 1-1 1 1 0 0
1 0 0 1 0-1 0 0 0
exists. By rewriting (13) and (14)
p(qi)A'(-) = p(qi-i)
p(qN)A(-U) = p(qN-u)
Fig. 15. Configuration of the bilateral ternary feedback shift register.
TABLE IV
State q1 q2 q3
0
-1 0 0
1 0 -1 0
2 0 0 -1
3 1 0 0
4 0 1 0
5 0 0 1
(15)
(16)
Equations (15) and (16) indicate that down counting is
carried out by the left shifting in the configuration of Fig.
15. Now let the present states PS be (q1,q2, - * ,qN). By the
right shifting, the next states will be
NS = (f(ql,q2, * ,q v), q1,q2, - ,qN-1)- (17)
Furthermore, if the left shifting is done on these states, the
states will be PS again; hence
PS = (ql,q2, -.. ,qN-1, g(f(ql,q2, - - *,qN),
ql,q2,*-,qz-O)). (18)
Therefore, the following relationship must be satisfied for
all the values of qI, * *,qN between the function f and g.-
g(f(qj,q2, .* ,qN), qj, - ,qN-1) = qN. (19)
Particularly in the case where f is a unary function of qN
and g is a unary function of q 1,
g(f(qN)) = qN. (20)
2) One-of-N Counter: A one-of-N counter, or a ring
counter consists ofN stages ofB master-slave FFF's op-
erating such that one and only one of FFF's is "1" or "-1,'
at a particular time. Let us design a mod-6 up-down
counter. In respect to the up counting, the following par-
titions are obtained using (14)
= 1,2,4,5 3
p(q2) = 1 ;2,3,5,0'4}
p(q3) = 1721 3,4,O,1'4
Since p(q1) - p(q2) - p(q3) = {, the state assignment is
uniquely determined as shown in Table IV. From this state
transition table, the feedback function f becomes ql =
T(-1,0,1;q3). Using (20), the feedback function g can also
be obtained as q3 = T(- 1,0,1;q1). Thus, a one-of-N counter
with three stages of B-FFF's is designed as shown in Fig.
16. These practical operating waveforms are shown in Fig.
17 (each qi corresponds to the output Fi-, of the ith stage
FFF).
Generally, a one-of-N counter consists of a circulating
shift register with the output of the Nth stage FFF con-
nected to the input of the first stage FFF through a ternary
negation [1]. Before starting to count, only the left-hand
end FFF of the register is preset to "-1," and the other
FFF's are preset to "0." Each time the counted pulse be-
comes "1," this "-1" or "1" is shifted to the right. As to
down counting, this "-1" or "1" is shifted to the left, so
that the left-hand end FFF of the register is connected to
1219
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Input
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Fig. 16. One-of-N counter.
Input
Fo
F1
F2
50 v,sec/div., 5 V/div.
Fig. 17. Input and output waveforms of the one-of-N counter.
TABLE V
State q1 q2 q3
0 0 0 0
1 1 *0 0
2 1 1 0
3 1 1 1
4 -1 1 1
5 -1 -1 1
6 -1 -1 -1
7 0 -1 -1
8 0 0 -1
1~~~~~~~~~-
PEw R
FEF2
Input 0
Fig.1
Fig. 18. Switch ring counter.
I nput
Fo
the right-hand end FFF of the register through a ternary
negation. The advantage of a one-of-N counter is that it -
does not require decoding in order to obtain separate signal
outputs for each number. The decoding output for the
count n is given as Fn (mod N). It is possible to use this as
a ternary multiplex switch.
3) Switch Ring Counter: Let us design a mod-9 up-
down counter. If the following p(q1) is taken as the first
partition, then the partitions p(q2) and p(q3) can be ob-
tained using (14) as
p(q1) = 14,5,6' 7,8,0' 1,2,31
p(q2) = 15,6,7 '8,0,1 '2,3,41
p(q3) = 1678 0 1
=16,7,80,1,2 3,4,51
Since p(ql)_* p(q2) - p(q3) = 101, the state assignment is
uniquely determined as shown in Table V. As a result, the
feedback function f becomes as q'1 = T(-1,1,0;q3). Using
(20) the feedback function g can also be obtained as q3 =
T(0,-1,1;qj). Thus, a switch ring counter can be realized
as shown in Fig. 18. The practical operating waveforms are
obtained in Fig. 19.
Generally, a switch ring counter can be realized such as
below. If the right shift is done, then the output of the
rightmost FFF is connected to the input of the leftmost
FFF through a cycling gate [1], where a cycling gate is de-
fined as x * 1 (mod 3) for the input x. If the left shift is
F1
F2
50 psec/div., 5 V/div.
Fig. 19. Input and output waveforms of the switch ring counter.
done, then the output of the leftmost FFF is connected
back to the rightmost FFF through a double-cycling gate,
where a double-cycling gate is defined as x @ -1 (mod 3)
for the input x. By starting with the FFF's cleared to "0,"
this counter with N stages can represent 3N values. A
switch ring counter is three-halves as efficient as a one-
of-N counter, however, decoding is required to obtain a
separate logic output for each number. But, the decoding
is simple because only a two input ternary function is re-
quired for each. The decoding inputs for the count n are
given as Fn- 1 and Fn (mod N).
V. CONCLUSION
The theoretical and experimental considerations are
presented for the ternary T-gate as a static-hazard-free
memory element. The memory elements are operated with
the ternary clock pulse, which leads to the reduction of the
number of input and output terminals. The ternary
counter realized using T-gates are superior to the binary
ones in that up-down counting can easily be carried out
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by only one input signal. The ternary logic system can be
constructed by using such T-gates as basic building blocks.
It is expected that the T-gates are applied in ternary se-
quence generators and system control circuits.
The T-gate network will be important with the poten-
tialities of the integrated circuit. Therefore, the develop-
ment of the circuit aspects with high speed and reliability
will be hoped for in the future. However, a number of
transistors are required to realize a ternary digital system
using T-gates. For example, a binary ECL T-gate [12]
contains 33 elements (16 transistors, 2 diodes and 14 re-
sistors), while a ternary ECL T-gate presented here re-
quires 71 elements (26 transistors, 23 diodes and 22 resis-
tors). Though this matter is a disadvantage from the point
of view of the high density integration, the concept of T-
gate is very useful for the notation of a logical function and
simplifies the synthesis problem.
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